
rst
a[3:0]
b[3:0]
clk
y0_i
I0[3:0]
I1[3:0]
+
O[4:0]
RTL_ADD
y_reg[4:0]
RST
C
D
Q
RTL_REG_SYNC
y[4:0]